Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
G
gitignore
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
general
gitignore
Commits
4457dcc5
Commit
4457dcc5
authored
Jun 01, 2015
by
andres-mancera
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Cleaning-up some of the comments that had been previously added.
parent
b2e72cc1
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
16 additions
and
37 deletions
+16
-37
SynopsysVCS.gitignore
Global/SynopsysVCS.gitignore
+16
-37
No files found.
Global/SynopsysVCS.gitignore
View file @
4457dcc5
########## Waveforms #######################################
# Waveform formats
# Value Change Dumping (VCD) - IEEE Standard
*.vcd
*.vcd
# VCDlus Dumping (VPD) - Synopsys proprietary format
*.vpd
*.vpd
# Extended VCD (EVCD) - Dump only port information
*.evcd
*.evcd
# Fast Signal DataBase (FSDB)
*.fsdb
*.fsdb
# Default name of the simulation executable. A different name can be
########## Simulation executable file ######################
# specified with this switch (the associated daidir database name is
# Default name of the simulation executable. A different
# also taken from here): -o <path>/<filename>
# name can be specified with this switch (the associated
# daidir database name is also taken from here)
# -o <path>/<filename>
simv
simv
# Generated for Verilog and VHDL top configs
########## Intermediate files used for simulation ##########
# Generated for Verilog top configs
simv.daidir/
simv.daidir/
# Generated for VHDL top configs
simv.db.dir/
simv.db.dir/
# Infrastructure necessary to co-simulate SystemC models
# with Verilog/VHDL models. An alternate directory may
# be specified with this switch:
# -Mdir=<directory_path>
csrc/
# Infrastructure necessary to co-simulate SystemC models with
# Verilog/VHDL models. An alternate directory may be specified with this
# switch: -Mdir=<directory_path>
csrc/
########### Log files ######################################
# Log file - the following switch allows to specify the file that will be
# The switch below allows to specify the file that will be
# used to write all messages from simulation: -l <filename>
# used to write all messages from simulation
# -l <filename>
*.log
*.log
# Coverage results (generated with urg) and database location. The
########## Coverage-related files ##########################
# following switch can also be used: urg -dir <coverage_directory>.vdb
# Generation of coverage result reports is done with urg
# and the database location is specified with this switch:
# urg -dir <coverage_directory>.vdb
simv.vdb/
simv.vdb/
urgReport/
urgReport/
# DVE and UCLI related files.
########## DVE, UCLI related files #########################
# DVE produces some logs that are created in this directory.
DVEfiles/
DVEfiles/
ucli.key
ucli.key
# When the design is elaborated for DirectC, the following file is created
########## C Language interface ############################
# with declarations for C/C++ functions.
# When the design is elaborated for DirectC, VCS will create
# a file in the current directory with declarations for
# C/C++ functions.
vc_hdrs.h
vc_hdrs.h
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment